Logic Synthesis and SOC Prototyping. RTL Design using VHDL